View LP62S1024AM-55LLT_28315.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

LP62S1024A-T Series
128K X 8 BIT LOW VOLTAGE CMOS SRAM
Features
n Power supply range: 2.7V to 3.6V n Access times: 55/70 ns (max.) n Current: Very low power version: Operating:(70NS)30mA(max.) (55NS)40mA(max.) Standby:5uA (max.) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL-compatible n Common I/O using three-state output n Output enable and two chip enable inputs for easy application n Data retention voltage: 2V (min.) n Available in 32-pin SOP, TSOP, TSSOP (8 X 13.4mm) forward type and 36-pin CSP packages
General Description
The LP62S1024A-T is a low operating current 1,048,576bit static random access memory organized as 131,072 words by 8 bits and operates on a low power voltage: 2.7V to 3.6V. It is built using AMIC's high performance CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures. Two chip enable inputs are provided for POWER-DOWN and device enable and an output enable input is included for easy interfacing. Data retention is guaranteed at a power supply voltage as low as 2V.
Pin Configurations
n SOP n TSOP/TSSOP n CSP (Chip Size Package) 36-pin Top View
NC A16 A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O1 I/O2 I/O3 GND 1 2 3 4 5 32 31 30 29 28 VCC A15 CE2 WE A13 A B C D E F G H 17 32 1 A0 I/O5 I/O6 GND VCC I/O7 I/O8 A9 OE A10 NC CE1 A11 NC A16 A12 A15 A13 2 A1 A2 3 CE2 WE NC 4 A3 A4 A5 5 A6 A7 6 A8 I/O1 I/O2 VCC GND I/O3 I/O4 A14 16 1
LP62S1024AV-T (LP62S1024AX-T)
LP62S1024AM-T
6 7 8 9 10 11 12 13 14 15 16
27 26 25 24 23 22 21 20 19 18 17
A8 A9 A11 OE A10 CE1 I/O8 I/O7 I/O6 I/O5 I/O4
Pin No. Pin Name Pin No. Pin Name
1 A11 17 A3
2 A9 18 A2
3 A8 19 A1
4 A13 20 A0
5 WE 21 I/O1
6 CE2 22 I/O2
7 A15 23 I/O3
8 VCC 24 GND
9 NC 25 I/O4
10 A16 26 I/O5
11 A14 27 I/O6
12 A12 28 I/O7
13 A7 29 I/O8
14 A6 30 CE1
15 A5 31 A10
16 A4 32 OE
(August, 2001, Version 1.0)
1
AMIC Technology, Inc.
LP62S1024A-T Series
Block Diagram
A0 VCC GND A14 A15 A16 ROW DECODER 512 X 2048 MEMORY ARRAY
I/O1
INPUT DATA CIRCUIT
COLUMN I/O
I/O8
CE2 CE1 OE WE
CONTROL CIRCUIT
Pin Descriptions - SOP
Pin No. 1 2 - 12, 23, 25 - 28, 31 13 - 15, 17 - 21 16 22 24 29 30 32 Symbol NC A0 - A16 Description No Connection Address Inputs
Pin Description - TSOP/TSSOP
Pin No. 1 - 4, 7, 10 - 20, 31 5 6 8 9 21 - 23, 25 - 29 24 30 32 Symbol A0 - A16 WE CE2 VCC NC I/O1 - I/O8 GND CE1 OE Description Address Inputs Write Enable Chip Enable Power Supply No Connection Data Input/Outputs Ground Chip Enable Output Enable
I/O1 - I/O8 GND CE1 OE WE CE2 VCC
Data Input/Outputs Ground Chip Enable Output Enable Write Enable Chip Enable Power Supply
(August, 2001, Version 1.0)
2
AMIC Technology, Inc.
LP62S1024A-T Series
Pin Description - CSP
Symbol A0 - A16 WE OE CE1 CE2 Description Address Inputs Write Enable Output Enable Chip Enable Chip Enable Symbol NC I/O1 - I/O8 VCC GND -Description No Connection Data Input/Output Power Supply Ground --
Recommended DC Operating Conditions
(TA = -25C to +85C) Symbol VCC GND VIH VIL CL TTL Parameter Supply Voltage Ground Input High Voltage Input Low Voltage Output Load Output Load Min. 2.7 0 2.0 -0.3 Typ. 3.0 0 Max. 3.6 0 VCC + 0.3 +0.6 30 1 Unit V V V V pF -
(August, 2001, Version 1.0)
3
AMIC Technology, Inc.
LP62S1024A-T Series
Absolute Maximum Ratings*
VCC to GND .............................................. -0.5V to +4.6V IN, IN/OUT Volt to GND .....................-0.5V to VCC +0.5V Operating Temperature, Topr ................... -25C to +85C Storage Temperature, Tstg..................... -55C to +125C Temperature Under Bias, Tbias................ -10C to +85C Power Dissipation, PT ...............................................0.7W
*Comments
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.
DC Electrical Characteristics
Symbol Parameter
(TA = -25C to +85C, VCC = 2.7V to 3.6V, GND = 0V) LP62S1024A-55LLT/70LLT Min. Max. 1 A VIN = GND to VCC CE1 = VIH or CE2 = VIL or OE = VIH or WE = VIL VI/O = GND to VCC CE1 = VIL, CE2 = VIH II/O = 0mA Min. Cycle, Duty = 100% CE1 = VIL, CE2 = VIH II/O = 0mA CE1 = VIL, CE2 = VIH VIH = VCC, VIL = 0V f = 1 MHZ, II/O = 0mA Unit Conditions
ILI
Input Leakage Current
-
ILO
Output Leakage Current Active Power Supply Current
-
1
A
ICC
-
3 -70NS:30
mA
ICC1 Dynamic Operating Current ICC2 5 -55NS:40
mA
mA
(August, 2001, Version 1.0)
4
AMIC Technology, Inc.
LP62S1024A-T Series
DC Electrical Characteristics (continued)
Symbol Parameter LP62S1024A-55LLT/70LLT Min. ISB Max. 0.5 mA CE1 = VIH or CE2 =VIL CE1 VCC - 0.2V CE2 VCC - 0.2V VIN 0V CE2 0.2V VIN 0V IOL = 2.1mA Unit Conditions
ISB1
Standby Power Supply Current
-
5
A
ISB2 Output Low Voltage Output High Voltage
-
5
A
VOL
-
0.4
V
VOH
2.2
-
V
IOH = -1.0mA
Truth Table
Mode Standby CE1 H X Output Disable Read Write Note: X = H or L L L L CE2 X L H H H OE X X H L X WE X X H H L I/O Operation High Z High Z High Z DOUT DIN Supply Current ISB, ISB1 ISB, ISB2 ICC, ICC1, ICC2 ICC, ICC1, ICC2 ICC, ICC1, ICC2
Capacitance (TA = 25C, f = 1.0MHz)
Symbol CIN* CI/O* Parameter Input Capacitance Input/Output Capacitance Min. Max. 6 8 Unit pF pF Conditions VIN = 0V VI/O = 0V
* These parameters are sampled and not 100% tested.
(August, 2001, Version 1.0)
5
AMIC Technology, Inc.
LP62S1024A-T Series
AC Characteristics
Symbol (TA = -25C to +85C, VCC = 2.7V to 3.6V) Parameter LP62S1024A-55LLT Min. Read Cycle tRC tAA tACE1 tACE2 tOE tCLZ1 tCLZ2 tOLZ tCHZ1 tCHZ2 tOHZ tOH Write Cycle tWC tCW tAS tAW tWP tWR tWHZ tDW tDH tOW Write Cycle Time Chip Enable to End of Write Address Setup Time Address Valid to End of Write Write Pulse Width Write Recovery Time Write to Output in High Z Data to Write Time Overlap Data Hold from Write Time Output Active from End of Write 55 50 0 50 40 0 0 25 0 5 25 70 60 0 60 50 0 0 30 0 5 25 ns ns ns ns ns ns ns ns ns ns Output Disable to Output in High Z Output Hold from Address Change Output Enable to Output in Low Z Chip Disable to Output in High Z CE1 CE2 Output Enable to Output Valid Chip Enable to Output in Low Z CE1 CE2 Read Cycle Time Address Access Time Chip Enable Access Time CE1 CE2 55 10 10 5 0 0 0 5 55 55 55 30 20 20 20 70 10 10 5 0 0 0 10 70 70 70 35 25 25 25 ns ns ns ns ns ns ns ns ns ns ns ns Max. LP62S1024A-70LLT Min. Max. Unit
Notes: tCHZ1, tCHZ2, tOHZ, and tWHZ are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
(August, 2001, Version 1.0)
6
AMIC Technology, Inc.
LP62S1024A-T Series
Timing Waveforms
Read Cycle 1
(1, 2, 4)
tRC Address
tAA tOH tOH
DOUT
Read Cycle 2
(1, 3, 4, 6)
CE1
tACE1 tCLZ15
tCHZ15
DOUT
Read Cycle 3
(1, 4, 7, 8)
CE2
tACE2 tCLZ25 tCHZ25
DOUT
(August, 2001, Version 1.0)
7
AMIC Technology, Inc.
LP62S1024A-T Series
Timing Waveforms (continued)
Read Cycle 4
(1)
tRC Address tAA
OE
tOE tOLZ5
tOH
CE1
tACE1 tCLZ15 CE2 tACE2 tCLZ2 DOUT
5
tCHZ15
tOHZ 5 tCHZ25
Notes: 1. 2. 3. 4. 5. 6. 7. 8.
WE is high for Read Cycle. Device is continuously enabled CE1 = VIL and CE2 = VIH. Address valid prior to or coincident with CE1 transition low. OE = VIL. Transition is measured 500mV from steady state. This parameter is sampled and not 100% tested. CE2 is high. CE1 is low. Address valid prior to or coincident with CE2 transition high.
(August, 2001, Version 1.0)
8
AMIC Technology, Inc.
LP62S1024A-T Series
Timing Waveforms (continued)
Write Cycle 1 (Write Enable Controlled)
(6)
tWC Address tAW tCW CE1 (4)
5
tWR3
CE2
(4) tAS1 tWP2
WE
tDW
tDH
DIN tWHZ tOW DOUT
(August, 2001, Version 1.0)
9
AMIC Technology, Inc.
LP62S1024A-T Series
Timing Waveforms (continued)
Write Cycle 2 (Chip Enable Controlled)
tWC Address tAW tCW5 CE1 tAS1 (4) tWR3
CE2
(4) tCW5 tWP2
WE
tDW DIN
tDH
tWHZ7
DOUT
Notes: 1. 2. 3. 4.
tAS is measured from the address valid to the beginning of Write. A Write occurs during the overlap (tWP) of a low CE1, a high CE2 and a low WE . tWR is measured from the earliest of CE1 or WE going high or CE2 going low to the end of the Write cycle. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transition or after the WE transition, outputs remain in a high impedance state. 5. tCW is measured from the later of CE1 going low or CE2 going high to the end of Write. 6. OE is continuously low. ( OE = VIL) 7. Transition is measured 500mV from steady state. This parameter is sampled and not 100% tested.
(August, 2001, Version 1.0)
10
AMIC Technology, Inc.
LP62S1024A-T Series
AC Test Conditions
Input Pulse Levels Input Rise and Fall Time Input and Output Timing Reference Levels Output Load 0.4V to 2.4V 5 ns 1.5V See Figures 1 and 2
TTL
TTL
CL 30pF
CL 5pF
* Including scope and jig.
* Including scope and jig.
Figure 1. Output Load
Figure 2. Output Load for tCLZ1, tCLZ2, tOHZ, tOLZ, tCHZ1, tCHZ2, tWHZ, and tOW
Data Retention Characteristics (TA = -25C to 85C)
Symbol VDR1 VCC for Data Retention VDR2 2.0 3.6 V CE2 0.2V, VCC = 2V, CE1 VCC - 0.2V, VIN 0V VCC = 2V, CE2 0.2V, VIN 0V See Retention Waveform Parameter Min. 2.0 Max. 3.6 Unit V Conditions CE1 VCC - 0.2V
ICCDR1 Data Retention Current
-
3*
A
ICCDR2 tCDR tR * Chip Disable to Data Retention Time Operation Recovery Time ICCDR: max.
0 5 3A at TA = 0C to + 40C
3* -
A ns ms
LP62S1024A-55LLT/70LLT
(August, 2001, Version 1.0)
11
AMIC Technology, Inc.
LP62S1024A-T Series
Low VCC Data Retention Waveform (1) ( CE1 Controlled)
DATA RETENTION MODE VCC 3.0V tCDR VDR 2V 3.0V tR
CE1
VIH CE1 VDR - 0.2V
VIH
Low VCC Data Retention Waveform (2) (CE2 Controlled)
DATA RETENTION MODE VCC 3.0V tCDR VDR 2V 3.0V tR
CE2
VIL CE2 0.2V
VIL
(August, 2001, Version 1.0)
12
AMIC Technology, Inc.
LP62S1024A-T Series
Ordering Information
Part No. LP62S1024AM-55LLT LP62S1024AV-55LLT LP62S1024AX-55LLT LP62S1024AU-55LLT LP62S1024AM-70LLT LP62S1024AV-70LLT LP62S1024AX-70LLT LP62S1024AU-70LLT Access Time (ns) Operating Current Max. (mA) 40 40 40 40 30 30 30 30 Standby Current Max. (A) 5 5 5 5 5 5 5 5 Package 32L SOP 32L TSOP 32L TSSOP 36L CSP 32L SOP 32L TSOP 32L TSSOP 36L CSP
(August, 2001, Version 1.0)
13
AMIC Technology, Inc.
LP62S1024A-T Series
Package Information SOP (W.B.) 32L Outline Dimensions
32 17 e1 ~ ~
unit: inches/mm
HE
E
L 1 b 16
Detail F
e1 c A2 A
D
s Seating Plane y D
e
A1
LE See Detail F
Symbol A A1 A2 b c D E e e1 HE L LE S y
Dimensions in inches 0.118 Max. 0.004 Min. 0.1060.005 0.016 +0.004 -0.002 0.008 +0.004 -0.002 0.805 Typ. (0.820 Max.) 0.4450.010 0.050 0.006 0.525 NOM. 0.5560.010 0.0310.008 0.0550.008 0.044 Max. 0.004 Max. 0 ~ 10
Dimensions in mm 3.00 Max. 0.10 Min. 2.690.13 0.41 +0.10 -0.05 0.20 +0.10 -0.05 20.45 Typ. (20.83 Max.) 11.300.25 1.270.15 13.34 NOM. 14.120.25 0.790.20 1.400.20 1.12 Max. 0.10 Max. 0 ~ 10
Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E does not include resin fins. 3. Dimension e1 is for PC Board surface mount pad pitch design reference only. 4. Dimension S includes end flash.
(August, 2001, Version 1.0)
14
AMIC Technology, Inc.
LP62S1024A-T Series
Package Information TSOP 32L TYPE I (8 X 20mm) Outline Dimensions
D
unit: inches/mm
e
A2
12.0 c A
GAUGE PLANE
E
A1
0.25 BSC
L LE
HD Detail "A" Detail "A"
y
D
S
b
0.10(0.004)
M
Symbol A A1 A2 b c D E e HD L LE S Y
Dimensions in inches 0.047 Max. 0.0040.002 0.0390.002 0.0080.001 0.0060.001 0.7240.004 0.3150.004 0.020 TYP. 0.7870.007 0.0200.004 0.031 TYP. 0.0167 TYP. 0.004 Max. 0 ~ 6
Dimensions in mm 1.20 Max. 0.100.05 1.000.05 0.200.03 0.150.02 18.400.10 8.000.10 0.50 TYP. 20.000.20 0.500.10 0.80 TYP. 0.425 TYP. 0.10 Max. 0 ~ 6
Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E does not include resin fins. 3. Dimension e1 is for PC Board surface mount pad pitch design reference only. 4. Dimension S includes end flash.
(August, 2001, Version 1.0)
15
AMIC Technology, Inc.
LP62S1024A-T Series
Package Information TSSOP 32L TYPE I (8 X 13.4mm) Outline Dimensions
unit: inches/mm
e
12.0 A2 E c A
GAUGE PLANE
A1
0.25 BSC
L LE
D1 D Detail "A"
Detail "A"
D
0.10MM
S
SEATING PLANE
b
Symbol A A1 A2 b c E e D D1 L LE S y
Dimensions in inches 0.049 Max. 0.002 Min. 0.0390.002 0.0080.001 0.0060.0003 0.3150.004 0.020 TYP. 0.5280.008 0.4650.004 0.020.008 0.0266 Min. 0.0109 TYP. 0.004 Max. 0 ~ 6
Dimensions in mm 1.25 Max. 0.05 Min. 1.000.05 0.200.03 0.150.008 8.000.10 0.50 TYP. 13.400.20 11.800.10 0.500.20 0.675 Min. 0.278 TYP. 0.10 Max. 0 ~ 6
Notes: 1. The maximum value of dimension D includes end flash. 2. Dimension E does not include resin fins. 3. Dimension e1 is for PC Board surface mount pad pitch design reference only. 4. Dimension S includes end flash.
(August, 2001, Version 1.0)
16
AMIC Technology, Inc.
LP62S1024A-T Series
Package Information 36LD CSP (6 x 8 mm) Outline Dimensions
TOP VIEW BOTTOM VIEW Ball#A1 CORNER 0.10 S C 0.25 S C A B Ball*A1 CORNER 123456 b (36X) 654321
unit: mm
A B C D E F G H e
A B C D E F G H
B A 0.10 C 0.20(4X)
E1
E
e D1 D
SIDE VIEW // 0.25 C
A2
C (0.36)
SEATING PLANE A1 A
Symbol A A1 A2 D E D1 E1 e b
Dimensions in mm MIN. 1.00 0.16 0.48 5.80 7.80 ------0.25 NOM. 1.10 0.21 0.53 6.00 8.00 3.75 5.25 0.75 0.30 MAX. 1.20 0.26 0.58 6.20 8.20 ------0.35
Note: 1. THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC MO192 (LOW PROFILE BGA FAMILY). 2. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. 3. DIMENSION b IS MEASURED AT THE MAXIMUM. 4. THEERE SHALL BE A MINIMUM CLEARANCE OF 0.25mm BETWEEN THE EDGE OF THE SOLDER BALL AND THE BODY EDGE.
(August, 2001, Version 1.0)
17
AMIC Technology, Inc.

▲Up To Search▲

Price & Availability of LP62S1024AM-55LLT

	To Download LP62S1024AM-55LLT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .